Apparatus and method for shift register rate control of microprocessor instruction prefetches

A computer operable method for prefetching instruction addresses, comprising the steps of:

• when a preselected bit position in a shift register is set to a preselected logical value and a microprocessor is ready to accept the prefetch instruction address,
• writing the prefetch instruction address into an address register;
• and
• writing the prefetch instruction address into an instruction cache;
• incrementing the prefetch instruction address to that of the next prefetch instruction address;
• when the instruction cache has accepted the prefetch instruction address,
• providing the shift register has a left side input and a right side input, providing each input has capability of shifting logical values into the shift register, shifting the complement of the preselected logical value into the shift register at the left side input;
• and
• when the microprocessor fetches last instruction from a cache line in the instruction cache, shifting a value equal to the preselected logical value into the shift register at the right side input.

An apparatus for prefetching instruction addresses, comprising:

• an incrementor having an input and an output;
• an address register having SET A and SET B control ports, inputs INPUT A and INPUT B, and an output, wherein the output of the address register is connected to the input of the incrementor and the output of the incrementor is connected to INPUT B;
• and
• a shift register, comprising a left side input, a right side input, and more than one bit positions, wherein the shift register is connected to the address register via SET B, and wherein each input has capability of shifting logical values into the shift register, wherein, when a prefetch condition has been detected by processor control circuitry, the address register has capability of accepting via INPUT A a target instruction address associated with the prefetch condition and the shift register is capable of being initialized to complement of the preselected logical value in bit position connected to the left side input and the preselected logical value into all other bit positions of the shift register, wherein when a preselected bit position in the shift register is set to the preselected logical value and a microprocessor is ready to accept the prefetch instruction address, SET B enables the incrementation by the incrementor of the address stored in the address register, wherein when an instruction cache has accepted the prefetch instruction address, the shift register has capability of shifting the complement of the preselected logical value into the shift register at the left side input, and wherein when the microprocessor fetches last instruction from a cache line in the instruction cache, the shift register has capability of shifting a value equal to the preselected logical value into the shift register at the right side input.