Latent defect classification system
AssigneeLSI Logic Corporation
InventorRobert Madge
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorRobert Madge
Estimating the term…
A method for identifying an integrated circuit having a latent defect. Test data corresponding to a set of integrated circuits is obtained, where the set of integrated circuits was processed on a single substrate. A subject integrated circuit is selected for analysis from within the set. A subset of integrated circuits is identified from within the set, where the subset includes integrated circuits that were located in close proximity on the substrate to the subject integrated circuit. The test data for the subset is analyzed to determine a defect parameter for the subset. The defect parameter for the subset is compared to a threshold. The subject integrated circuit is classified as having a latent defect when the defect parameter for the subset violates the threshold, and the subject integrated circuit is classified as not having a latent defect when the defect parameter for the subset does not violate the threshold.
A method for identifying an integrated circuit having a latent defect, the method comprising the steps of:
A method for identifying an integrated circuit having a latent defeat, the method comprising the steps of:
A method for identifying an integrated circuit having a latent defect, the method comprising the steps of:
Dependencies are inferred from the claim text.