Asymmetrical digital subscriber line (ADSL) upstream subscriber bus interface (SBI) protocol
AssigneeAlcatel USA Sourcing, L.P.
InventorsPrakash Appanna, Tony Huang, Hamid Baradaran, Hans Christian Mogensen, Jim Lotz, Tom Koai, Jensheng Lee
Life of this patent
Estimating the term…
Abstract
Asymmetrical digital subscriber line (ADSL) upstream subscriber bus interface (SBI) protocol provides a SBI frame format which allows compatibility between an ADSL line card and either an ADSL bank control unit (ABCU) or a conventional narrowband bank control unit (BCU), and compatibility between a conventional plain old telephone service (POTS) line card and either the ABCU or the conventional narrowband BCU.
Claims36
A method of formatting a subscriber bus interface (SBI) frame comprising a plurality of SBI time slots for data communication, the method comprising the steps of:
- assigning asynchronous transfer mode (ATM) payload bytes to some of the SBI time slots within the SBI frame;
- assigning narrowband digital signal bytes to some of the SBI time slots within the SBI frame, wherein the SBI frame is configured for transmission from a line card to a control unit, the line card being selected from a group consisting of narrowband and broadband line cards, and wherein the narrowband line cards are selected from a group consisting of DSI, T1 and plain old telephone service (POTS) line cards, and wherein the broadband line card comprises an asymmetrical digital subscriber line (ADSL) line card;
- and
- assigning an overhead byte to one of the SBI time slots within the SBI frame, wherein the overhead byte includes back pressure indicator (BPI) bits, each of the BPI bits signifying whether to enable or to disable downstream transmission within a respective one of the channels from the control unit to a respective one of the ports on the ADSL line card.
A method of formatting a subscriber bus interface (SBI) frame comprising a plurality of SBI time slots for data communication, the method comprising the steps of:
- assigning asynchronous transfer mode (ATM) payload bytes to some of the SBI time slots within the SBI frame;
- assigning narrowband digital signal bytes to some of the SBI time slots within the SBI frame;
- assigning a given one of the ATM payload bytes to a first one of the time slots within the SBI frame;
- and
- bit interleaving the given ATM payload byte with one of the narrowband digital signal bytes in the first time slot.
A method of formatting a subscriber bus interface (SBI) frame comprising a plurality of SBI time slots for data communication, the method comprising the steps of:
- assigning asynchronous transfer mode (ATM) payload bytes to some of the SBI time slots within the SBI frame for transmission from an asymmetrical digital subscriber line (ADSL) line card to a control unit;
- assigning an overhead byte to one of the time slots within the SBI frame, the overhead byte including back pressure indicator (BPI) bits, cell type indicator bits, and port identifier bits;
- and
- assigning an ADSL identification tag (AIT) byte to one of the time slots within the SBI frame for identifying that the line card is an ADSL line card, wherein the ADSL line card includes a plurality of ADSL ports each providing a respective one of a plurality of channels and wherein each of the BPI bits signify whether to enable or to disable downstream transmission within a respective one of the channels from the control unit to a respective one of the ports on the ADSL line card.
A line card comprising:
- a field programmable gate array (FPGA) having inputs configured for being coupled to receive data signals from subscriber lines, and outputs configured for transmitting subscriber bus interface (SBI) frames composed of SBI time slots to a control unit, the FPGA being programmed to generate the SBI frames by (a) assigning asynchronous transfer mode (ATM) payload bytes received from the subscriber lines to some of the SBI time slots within each of the SRI frames, and (b) assigning narrowband digital signal bytes received from the subscriber lines to some of the SBI time slots within each of the SBI frames, wherein the FPGA is further programmed to assign an overhead byte to one of the SBI time slots within each one of the SBI frames;
- and
- a plurality of ADSL ports each providing a respective one of a plurality of channels, wherein the overhead byte in each one of the SBI frames includes port identifier bits for identifying each of the ADSL ports and wherein the overhead byte includes back pressure indicator (BPI) bits, each of the BPI bits signifying whether to enable or to disable downstream transmission within one of the channels from the control unit to one of the ports on the line card.
Dependencies are inferred from the claim text.