Method and apparatus to reduce the amount of redundant memory column and fuses associated with a memory device
AssigneeVirage Logic Corporation
InventorsAlexander Shubat, Niranjan Behera, Izak Kense
Life of this patent
Estimating the term…
Loading patent…
AssigneeVirage Logic Corporation
InventorsAlexander Shubat, Niranjan Behera, Izak Kense
Estimating the term…
A method, system, and apparatus exist which couple a first group of non-redundant memory columns to a non-redundant input-output circuit and couple a second group of redundant memory columns to a redundant input-output circuit. A fewer amount of memory columns exist in the second group of redundant memory columns than in the first of non-redundant memory columns. A first fuse indicates whether one or more memory columns are defective in a group of non-redundant memory columns coupled to the non-redundant input output circuit. Also, a second fuse couples to a first circuit. The first circuit identifies which sub-input circuit is coupled to the one or more defective memory columns.
A method, comprising:
An apparatus, comprising:
A method, comprising:
An apparatus, comprising:
A method, comprising:
An apparatus, comprising:
Dependencies are inferred from the claim text.