Dual-slope analog-to-digital converter and comparison circuit
AssigneeFaraday Technology Corp.
InventorsYung-Ping Lee, Wen-Cheng Yen
Life of this patent
Estimating the term…
Abstract
A dual-slope analog-to-digital converter and a comparison circuit for the dual-slope analog-to-digital converter. The dual-slope analog-to-digital converter includes a buffer, an integrator coupled to the buffer and the comparison circuit. The comparison circuit includes a differential output comparator and a comparison unit. The differential output comparator is coupled to the integrator and produces a pair of differential signals to output. The comparison unit receives the differential signals and chooses a signal, whose voltage is from a first level to a second level, from the differential signals to produce an output signal.
Claims11
A dual-slope analog-to-digital converter, comprising:
- a buffer;
- an integrator coupled to the buffer;
- and
- a comparison circuit comprising:
- a differential output comparator coupled to the integrator and producing a pair of differential signals to output;
- and
- a comparison unit for receiving the differential signals and choosing a signal, whose voltage is from a first level to a second level, from the differential signals to produce an output signal.
A comparison circuit for a dual-slope analog-to-digital converter, comprising a buffer and an integrator coupled to the buffer, the comparison circuit comprising:
- a differential output comparator coupled to the integrator and producing a pair of differential signals to output;
- and
- a pair of single output comparators, each of them receiving one of the differential signals to choose a signal whose voltage is from a first level to a second level from the differential signal, with the single output comparator that receives the signal whose voltage changes from the first level to the second level producing an output signal.
A comparison circuit for a dual-slope analog-to-digital converter, comprising a buffer and an integrator coupled to the buffer, the comparison circuit comprising:
- a differential output comparator coupled to the integrator and producing a pair of differential signals to output;
- a multiplexer for receiving the differential signals and choosing a signal whose voltage is from a first level to a second level from the differential signals;
- and
- a single output comparator for receiving the signal whose voltage changes from the first level to the second level to produce an output signal.
Dependencies are inferred from the claim text.