Gate electrode comprising body centered cubic tantalum and tantalum nitride
AssigneesSeiko Epson Corporation, Tadahiro Ohmi
InventorsTadahiro Ohmi, Hiroyuki Shimada
Life of this patent
Estimating the term…
Loading patent…
AssigneesSeiko Epson Corporation, Tadahiro Ohmi
InventorsTadahiro Ohmi, Hiroyuki Shimada
Estimating the term…
A semiconductor device having an NMOSFET and a PMOSFET. Each MOSFET comprises first and second impurity diffusion layers for forming a source region and a drain region which are formed in a silicon layer of an SOI substrate or the like; a channel region formed between the first and second impurity diffusion layers; a gate insulating layer formed at least on the channel region; and a gate electrode formed on the gate insulating layer. The gate electrode includes a tantalum nitride layer formed in a region in contact with at least the gate insulating layer and a tantalum layer formed over the tantalum nitride layer. The tantalum layer may have a body-centered cubic crystal structure. The semiconductor device exhibits high current drive capability and can be fabricated at high yield.
A semiconductor device, comprising:
A complementary semiconductor device, comprising:
Dependencies are inferred from the claim text.