Method and apparatus for enhancing instruction level parallelism
AssigneeThe Board of Trustees of the University of Illinois
InventorsWen-mei W. Hwu, Daniel A. Connors, David I. August, John W. Sias
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe Board of Trustees of the University of Illinois
InventorsWen-mei W. Hwu, Daniel A. Connors, David I. August, John W. Sias
Estimating the term…
Disclosed is a method and system for handling inline recovery from speculatively executed instructions. Each register may be provided with an E-tag, that, when set, indicates an exception occurred in the generation of the value stored in its register, and an R-tag, which is used to manage data flow dependencies in recovery mode. Recovery is performed by re-executing speculatively those set of speculative instructions that are data flow dependent upon a first excepting speculative instruction. The disclosed invention provides an architecture and method for efficient exception handling when combining control speculation, data speculation and predication, thereby resulting in substantially enhanced instruction level parallelism.
In a microprocessor system that supports non-speculative and speculative execution of instructions, a method for performing inline recovery for a first excepting speculative instruction where execution was deferred because a first exception event was encountered during speculative execution, said method comprising the steps of:
In a microprocessor system that supports non-speculative and speculative execution of instructions, a method comprised of the steps of:
Dependencies are inferred from the claim text.