Prefetching of virtual-to-physical address translation for display data
AssigneeIntel Corporation
InventorsJonathan B. Sadowsky, Aditya Sreenivas
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsJonathan B. Sadowsky, Aditya Sreenivas
Estimating the term…
An embodiment of the invention is directed to a method including fetching address translations for a current group of scanlines of image data and prefetching address translations for a next group of scanlines of image data. The prefetching occurs while the current group of scanlines of image data is being rendered on a display. The current group of scanlines and the next group of scanlines may be the same size such that determining address translations for the next group of scanlines terminates at or before the time the current group of scanlines have been rendered on the display. A translation look aside buffer (TLB) controller may be used to implement the method. In a particular embodiment of the invention, a first buffer and a second buffer are used such that when one stores address translations for the current group of scanlines of image data, the other stores address translations for the next group of scanlines of image data.
An apparatus comprising:
A method comprising:
An article of manufacture comprising:
A translation look-aside buffer comprising:
Dependencies are inferred from the claim text.