Method and system for analyzing a VLSI circuit design
AssigneeHewlett-Packard Development Company, L.P.
InventorsS Brandon Keller, Gregory Dennis Rogers, Charles A Lelm
Life of this patent
Estimating the term…
Loading patent…
AssigneeHewlett-Packard Development Company, L.P.
InventorsS Brandon Keller, Gregory Dennis Rogers, Charles A Lelm
Estimating the term…
A method is disclosed for analyzing a VLSI circuit design stored in a computer system. Each segment of the design layout is stored in the computer memory for analysis and implementation. An electronic computer-aided design (E-CAD) program is used to analyze the design. First, the E-CAD tool is run on the entire design or on a designated part thereof. The tool compares the design to specifications and returns a list of violations on a segment basis. The E-CAD tool identifies violations for the designer to fix through redesign or clarification of specifications. The method marks or flags signals of those segments reporting violations. After the designer has attempted to remedy the violations, the method reruns the E-CAD analysis on those signals that reported a violation during a prior run.
A method for analyzing a circuit design comprising:
A computer system for analyzing signals in a circuit design stored in a memory, the system comprising:
A computer-readable medium having computer-executable instructions for performing a method for analyzing a computer representation of a circuit design having a plurality of layout segments with signals transmitted on said segments, the method comprising:
Dependencies are inferred from the claim text.