Linked lists diagnostics
AssigneeECI Telecom Ltd.
InventorsJacob Ostrowsky, Amir Dabby
Life of this patent
Estimating the term…
Abstract
A method of determining the integrity of a linked list stored in a memory block, comprises the steps of, providing a series of independent bit positions, defining each of the independent bit positions to correspond to one of the cells, setting each of the independent bit positions to a predetermined setting, resetting each of the independent bit positions upon access of its defined corresponding cell, and then, after a predetermined interval testing the independent bit positions. If then any of the independent bit positions have not been reset by the time the test is made, an error condition is set.
Claims16
A method for diagnosing the integrity of at least one linked list stored in a plurality of cells in a memory block, comprising the steps of
- providing independent bit positions,
- defining each of said independent bit positions to correspond to one of said plurality of cells,
- setting each of said independent bit positions to a predetermined setting,
- resetting each of said independent bit positions upon access of its defined corresponding cell,
- after a predetermined interval testing said independent bit positions, and
- if any of said independent bit positions have not been reset, defining an error condition.
Apparatus for determining the integrity of a linked list, comprising a memory block for storing linked lists in a plurality of storage cells and a series of independent positions arranged to obtain diagnostic data of said storage cells,
- wherein said diagnostic data is data indicative of whether a given storage cell has been used within a predetermined time interval.
Apparatus for diagnosing the integrity of a linked list, comprising
- a block of diagnostic bit positions attachable to a RAM able to hold linked lists in a series of data cells, said apparatus further comprising a bit set device for setting each diagnostic bit position to a starting state, a bit reset device for resetting each diagnostic bit position from said starting state upon use of a corresponding data cell within said RAM, an interval determining device for determining the duration of an interval within which it may be expected that all data cells on said RAM have been used and an integrity determiner for determining whether all diagnostic bit positions have been reset at the end of said interval and issuing an alarm if any have not.
Dependencies are inferred from the claim text.