Back to results
US 6,608,583 B1Granted
Analog signal input circuit in analog signal processing apparatus
AssigneeOki Electric Industry Co., Ltd.
InventorTakashi Konno
Life of this patent
Estimating the term…
Abstract
An analog signal input circuit having sample-hold circuit that is constituted by a switched capacitor amplifier for which the gain is controlled according to the capacitance ratio of the plurality of capacitors connected with a switch group, for which the opening and closing is controlled according to the amplification rate setting command. The clamping voltage of a clamping circuit included in the analog signal input circuit is established in compliance with an amplification rate setting command.
Claims14
An analog signal input circuit comprising:
- a clamping circuit for clamping the amplitude of an input analog signal to a clamp voltage corresponding to a clamping voltage setting signal;
- a sample-hold circuit for amplifying an output signal issued from said clamping circuit at a sample amplification rate and sample-holding the amplified signal;
- and
- an analog/digital converter for generating a digital signal representing the amplitude of the output signal from said sample-hold circuit;
- wherein said sample-hold circuit includes a switched capacitor amplifier which is provided with a plurality of capacitors, connected with a switch group for which the opening and closing is controlled according to an amplification rate setting command, as input side capacitors or feedback side capacitors, and said sample amplification rate is established according to the capacitance ratio of said input side capacitors and said feedback side capacitors on the basis of said setting command;
- and
- wherein said clamping circuit adjusts said clamp voltage in accordance with said setting command so that the central value of the amplitude of the output signal from said sample-hold circuit becomes the central voltage in the conversion range of said analog/digital converter.
4 more elements
An analog signal input circuit comprising:
- a clamping circuit for clamping the amplitude of an input analog signal to a clamp voltage corresponding to a clamping voltage setting signal;
- a sample-hold circuit including a switched capacitor amplifier for amplifying an output signal issued from said clamping circuit at a sample amplification rate and sample-holding the amplified signal;
- and
- an analog/digital converter for generating a digital signal representing the amplitude of the output signal from said sample-hold circuit,
- said switched capacitor amplifier including an input passage having a plurality of input side capacitors which are selectively made effective in response to a setting command representing said sample amplification rate, and a feedback passage having a feedback capacitor, and
- said clamp circuit adjusting said clamp voltage in accordance with said setting command so that the central value of the amplitude of the output signal from said sample-hold circuit becomes the central voltage in the conversion range of said analog/digital converter.
3 more elements
A signal input circuit comprising:
- a clamp circuit for receiving an input signal having a given amplitude and for clamping said input signal at a clamp voltage in response to a clamp voltage setting signal;
- an amplifying circuit for amplifying the output signal from said clamp circuit at an amplifying rate, said amplifying circuit including a first node receiving the output signal from said clamp circuit, a plurality of first switches which are selectively made conductive in response to a setting command representing an amplifying rate and each of which has one terminal connected to said first node, a plurality of first capacitors each having one terminal thereof connected to the other terminal of a corresponding one of said first switches, a second capacitor having one terminal thereof connected to the other terminals of said first capacitor, and an operational amplifier having one input terminal thereof connected to the one terminal of said second capacitor and an output terminal thereof connected to the other terminal of said second capacitor;
- an analog/digital converter for converting the output signal from said amplifying circuit into a digital signal;
- and
- a clamp voltage setting signal generating circuit for generating said clamp voltage setting signal in response to said setting command so that the central value of the amplitude of the output signal from said amplifying circuit coincides with the central voltage in the conversion range of said analog/digital converter.
2 more elements
Dependencies are inferred from the claim text.