Neural network integrated circuit with fewer pins
AssigneeSilicon Recognition, Inc.
InventorsGuy Paillet, Donald F. Specht
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilicon Recognition, Inc.
InventorsGuy Paillet, Donald F. Specht
Estimating the term…
A neural network integrated circuit comprises many neuron circuits each with a distance resister that is compared in a competition for the closest-hit with all the other neurons. Such closest-hit comparison is conducted bit-by-bit over the many bit positions of a distance measure in binary format each time after the neurons fire. A single-wire AND-bus interconnects every neuron in a whole system. Each neuron drives the single-wire AND-bus with an open-collector buffer. All neurons press the single-wire AND-bus with their respective distance measures in successive cycles, starting with the most significant bit. For example, a fourteen-bit binary distance word requires fourteen comparison cycles. Any neuron that sees a “0” on the single-wire AND-bus when its own corresponding bit in its distance measure is a “1”, automatically drops from the competition. By the time the least significant bit cycle is run, a single closest distance will have been determined. Such neuron that wins announces itself with an identifying code.
A neural network integrated circuit (IC), comprising:
A method for searching and sorting which neuron circuit in a network of such circuits has a closest distance between an internal training vector and a test vector, the method comprising the steps of:
A neural network integrated circuit (IC), comprising:
Dependencies are inferred from the claim text.