Photosensitive device
AssigneeHamamatsu Photonics K.K.
InventorSeiichiro Mizuno
Life of this patent
Estimating the term…
Loading patent…
AssigneeHamamatsu Photonics K.K.
InventorSeiichiro Mizuno
Estimating the term…
A device has N photodiodes PD1 to PDN, and also an intagrating circuit 10n, switch SWn2, capacitor Cn2, intagrating circuit 20n, and sample and hold circuit 30n in correspondence with each photodiode PDn. The device also has a maximum value detection circuit 100, maximum value detection circuit 200, timing control circuit 300, A/D conversion circuit 400, and shift register 500. The maximum value detection circuit 200 outputs a maximum voltage value Vmax2 as a maximum value of signal voltages Vn2 output from the integrating circuits 20n. The A/D conversion circuit 400 sets its A/D conversion range based on this maximum voltage value Vmax2, and sequentially A/D-converts the signal voltages Vn2. This invention provides a photosensitive device which is never saturated even when the intensity of incident light is large, and can assure high A/D conversion resolution even when the intensity of incident light is small.
A photosensitive device comprising N first integrating circuits arranged in correspondence with a one- or two-dimensional array of N (N≧2) photosensitive elements, a first detection circuit for selecting and detecting a specific signal from N signal voltages output from said N first integrating circuits, an A/D conversion circuit for converting the signal voltages output from said N first integrating circuits into digital signals on the basis of the signal detected by said first detection circuit, and outputting the digital signals, N second integrating circuits arranged in correspondence with the N photosensitive elements, switches and capacitors inserted in turn between N sets of second integrating circuits and first integrating circuits, a second detection circuit for selecting and detecting a specific signal from signal voltages output from said N second integrating circuits, and a timing control circuit for controlling operation timings of said first and second integrating circuits on the basis of the signal detected by said second detection circuit.
Dependencies are inferred from the claim text.