Semiconductor arithmetic circuit
OwnerTadashi Shibata, Tadahiro Ohmiinventors
Life of this patent
Estimating the term…
Loading patent…
OwnerTadashi Shibata, Tadahiro Ohmiinventors
Estimating the term…
The present invention has as an object thereof to provide a semiconductor arithmetic circuit which is capable of conducting edge accentuation processing, edge detection processing, and noise removal by means of averaging processing of an image, using extremely simple circuitry. A semiconductor arithmetic circuit is provided with an amplifier circuit in which an input terminal is connected to the gate electrode of at least one MOS type transistor, a first signal input terminal, which is connected with the input terminal via a first switching element, and a plurality of second signal input terminals, which are connected with the input terminal via a capacity element; wherein a mechanism is provided for opening the first switching element in a state in which a first signal voltage is applied to the input terminal and a predetermined second input signal voltage group is applied to the second signal input terminals, and for thereafter applying a predetermined third input signal voltage group to the second signal input terminals, and wherein the amplifier circuit comprises a source follower circuit or a voltage follower circuit.
A semiconductor arithmetic circuit comprising:
A semiconductor arithmetic circuit comprising:
Dependencies are inferred from the claim text.