Boosted voltage generating circuit and semiconductor memory device having the same
AssigneeKabushiki Kaisha Toshiba
InventorsToru Tanzawa, Takeshi Miyaba, Shigeru Atsumi
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsToru Tanzawa, Takeshi Miyaba, Shigeru Atsumi
Estimating the term…
There are provided a boosted voltage generating circuit and a semiconductor memory device having the boosted voltage generating circuit which includes a booster circuit for outputting high voltage obtained by boosting the power supply voltage, a regulator circuit supplied with the high voltage, for generating voltage whose voltage value is smaller than the value of the high voltage and which is variably set to at least two values based on the high voltage at the operating time, and a equalizer circuit connected to the booster circuit and regulator circuit, for short-circuiting an output node of the booster circuit and an output node of the regulator circuit in response to a first control signal, wherein the operative period of the regulator circuit and the short-circuiting operation period of the equalizer circuit do not overlap each other.
A boosted voltage generating circuit comprising:
A boosted voltage generating circuit comprising:
Dependencies are inferred from the claim text.