Back to results
US 6,604,190 B1Granted
Data address prediction structure and a method for operating the same
AssigneeAdvanced Micro Devices, Inc.
InventorThang M. Tran
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorThang M. Tran
Estimating the term…
A data address prediction structure for a superscalar microprocessor is provided. The data address prediction structure predicts a data address that a group of instructions is going to access while that group of instructions is being fetched from the instruction cache. The data bytes associated with the predicted address are placed in a relatively small, fast buffer. The decode stages of instruction processing pipelines in the microprocessor access the buffer with addresses generated from the instructions, and if the associated data bytes are found in the buffer they are conveyed to the reservation station associated with the requesting decode stage. Therefore, the implicit memory read associated with an instruction is performed prior to the instruction arriving in a functional unit. The functional unit is occupied by the instruction for a fewer number of clock cycles, since it need not perform the implicit memory operation. Instead, the functional unit performs the explicit operation indicated by the instruction.
A method for predicting a data address which will be referenced by a plurality of instructions residing in a basic block when said basic block is fetched, comprising:
A data address prediction structure comprising:
A method for fetching a block of data which will be referenced by a plurality of instructions residing in a basic block when said basic block is fetched, comprising:
Dependencies are inferred from the claim text.