Delay time controlling circuit and method for controlling delay time
AssigneeSamsung Electronics Co., Ltd.
InventorsHoe-ju Chung, Tae-seong Jang, Kyu-hyoun Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsHoe-ju Chung, Tae-seong Jang, Kyu-hyoun Kim
Estimating the term…
A delay time controlling circuit in a semiconductor memory device and method thereof for controlling a delay time preferably comprise a controller, a fuse unit having selectable fuse elements, a multiplexer, and a programmable variable delay circuit. With the multiplexer selecting the output of the controller, the controller generates a sequence of differing digital delay control signals to the programmable variable delay circuit in order to provide a plurality of unique delays in an output signal. When a desired time delay is monitored in the output signal, a programming signal is generated, which causes the specific digital control signal to be permanently programmed into the fuse unit via selective cutting of fuse elements. The multiplexer is then toggled via a selector fuse element to permanently select the output of the fuse unit as a control value source for the variable delay circuit.
A delay time controlling circuit which controls a delay time to be applied to an electrical signal, the delay time controlling circuit comprising:
A delay time controlling circuit which controls a delay time the delay time controlling circuit comprising:
A method for controlling the delay time of a delay time controlling circuit, the method comprising:
A method for controlling the delay time of a delay time controlling circuit which controls the delay time of a variable delay circuit, the method comprising:
Dependencies are inferred from the claim text.