Error correcting decoder
AssigneeNEC Corporation
InventorsAkihiro Kanazawa, Morihisa Momona
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorsAkihiro Kanazawa, Morihisa Momona
Estimating the term…
An error correcting decoder for decoding a plurality of block units of data, the data being encoded with a plurality of parameters, comprising a plurality of error correcting decoding circuits for inputting and outputting the block units of data and for performing error correction decoding for the block units of data on the basis of the plurality of parameters, a selection circuit for selecting one of the block units from an output of the plurality of error correction decoding circuits on the basis of the encoding parameters of the selected block, a delay circuit for adding delay to the output of the plurality of the plurality of error correction decoding circuits wherein the delay equalizes a time between the inputted plurality of block units of data and outputted plurality of the selected block units and a multiplexing circuit for outputting a multiplexed signal from a plurality of the selected block units in the same order as that of the inputted plurality of block units of data.
An error correcting decoder for decoding a plurality of block units of data, said data being encoded with plurality of parameters, comprising:
An error correcting decoder for decoding a plurality of block units of data, said data being encoded with plurality of parameters, comprising:
Dependencies are inferred from the claim text.