Semiconductor device having dummy interconnection and method for manufacturing the same
AssigneeKabushiki Kaisha Toshiba
InventorHajime Ohhashi
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorHajime Ohhashi
Estimating the term…
A semiconductor device having an array of dummy interconnections in a fuse window are proposed. The each dummy interconnection comprised of a fuse body scheduled to be blown away by laser beam, a fuse wiring extended up to the bottom of the fuse body from one side of the fuse window, and another fuse wiring extended up to the bottom of the fuse body form the another side of the fuse window. Contact plugs are disposed on terminal portions of the fuse wirings respectively, the terminal portions facing to each other having a predetermined gap between them. The bottom surfaces of both terminal portions of the fuse body are electrically connected with the facing terminal portions of the fuse wirings through the contact plugs, respectively. The length of the fuse body is set so as to have a length not shorter than the predetermined gap and not exceeding a diameter of laser beam to blow off the fuse body.
A semiconductor device having a plurality of memory-cell blocks, each memory-cell block comprising a pair of memory-cell areas and a fuse area sandwiched between the memory-cell areas, the fuse area comprising:
A semiconductor device having a plurality of memory-cell blocks, each memory-cell block comprising a pair of memory-cell areas and a fuse area disposed adjacent to one of the memory-cell areas, the fuse area comprising:
Dependencies are inferred from the claim text.