US 6,584,572 B1Granted

Data input-output circuits that selectively invert bits

AssigneeSamsung Electronics Co., Ltd.

InventorJung-hwan Choi

Life of this patent

Estimating the term…

Loading patent…

Abstract

A plurality of bits is output if more of the plurality of bits are of a first logical value than a second logical value, and the plurality of bits inverted is output if more of the plurality of bits are of the second logical value than the first logical value. An indicator also is provided as to whether the plurality of bits or the plurality of bits inverted are output. Thus, for example, if more of the bits are of the logical value that causes high current consumption, the output bits are inverted so that the bits can be output with reduced current consumption. Upon receipt, the plurality of bits and the indicator are received. The plurality of bits is retained if the indicator is of a first value and the plurality of bits is inverted if the indicator is of a second value. Thus, the power consumption of the data input-output circuits may be reduced.

Claims6

Dependent claims

An output circuit for simultaneously outputting a plurality of data values A causing a current consumption of a, or B causing a current consumption of b which is more than the amount a, the circuit comprising:

a plurality of data output units that detect a plurality of real data values and that generate temporary data corresponding to the respective real data in response to a control signal;
and
a control unit that generates the control signal which is activated according to the magnitude relation between the number of real data values A and the number of real data values B;
wherein the temporary data is the inverted real data when the number of real data values A is less than the number of real data values B, and the non-inverted real data when the number of real data values A is greater than the number of real data values B;
and
wherein the control unit comprises:
a non-inversion detecting unit that detects the non-inverted data values of the real data and that generates a non-inversion detecting signal driven by the non-inverted data having the data values of B;
an inversion detecting unit that detects the inverted data values of the real data and that generates an inversion detecting signal driven by the inverted data having the data values of A;
and
a comparator that compares the voltage level of the non-inversion detecting signal to the voltage level of the inversion detecting signal, and that generates the control signal.

7 more elements

Dependencies are inferred from the claim text.