Method of determining integrity of a gate dielectric
AssigneeUnited Microelectronics Corp.
InventorsMu-Chun Wang, Shih-Chieh Kao, Yu-Yiu Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsMu-Chun Wang, Shih-Chieh Kao, Yu-Yiu Lin
Estimating the term…
A gate dielectric breakdown test method is disclosed. The method includes performing a one step programmed VRDB test using Vcc voltage power source, gate current density for the corresponding ramped voltages are recorded. If the gate current density is found to be higher than a specified gate current density criterion, then the gate oxide is deemed to defective and is scrapped. And, if the gate current density (Jg) is found to be less than the specified gate current density criterion (Jc), then a differential gate current density ratio R=ΔJg/Jg for the corresponding ramped voltages are calculated. If the R value is found to be less than a specified differential current density ratio criterion (Rc), then the gate dielectric is considered to be robust, and if the R value is greater than the Rc value, then the gate dielectric is considered to be inflected. Accordingly, the voltage Vg can be effectively used for justifying the integrity of the gate dielectric.
A method of determining an integrity of a gate dielectric in a MOS transistor, the method comprising the steps of:
A method of determining an integrity of a gate dielectric in a MOS transistor, the method comprising the steps of:
Dependencies are inferred from the claim text.