Method of forming stepped contact trench for semiconductor devices
AssigneePowerchip Semiconductor Corp.
InventorChien-Lung Chu
Life of this patent
Estimating the term…
Loading patent…
AssigneePowerchip Semiconductor Corp.
InventorChien-Lung Chu
Estimating the term…
A method of forming a stepped contact trench with doped trench sidewalls for shutting off parasitic edge transistors. The method includes the steps of forming a cap layer on a semiconductor substrate; sequentially forming a first dielectric layer and a second dielectric layer on the cap layer; etching a preliminary contact hole through the second dielectric layer and the first dielectric layer; implanting dopants in the substrate through the preliminary contact hole and then annealing to diffuse the dopants to form a first doped region; etching to remove the cap layer exposed by the preliminary contact hole; etching the substrate underneath the preliminary contact hole to form a trench with the doped region provided at the upper edges of the trench; isotropically etching the sidewalls of the preliminary contact hole with an etching agent having a higher etch rate for the second dielectric layer than for the first dielectric layer, thereby forming a contact hole having a stepped sidewall; and etching to remove the cap layer exposed by the stepped contact hole.
A method of forming a stepped contact trench for a semiconductor device, comprising the steps of:
A method for forming a stepped contact trench for a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.