Apparatus and method for automated testing of integrated analog to digital converters
AssigneeCirrus Logic, Inc.
InventorKarim Arabi
Life of this patent
Estimating the term…
Abstract
A Built-In Self-Test (BIST) circuit is employed to automatically test integrated analog to digital converters (ADC). Proposed technique applies delta-sigma (ΔΣ) modulator concept to ADC testing and results in a fully automated accurate test procedure suitable for differential non-linearity (DNL) and integral non-linearity (INL) testing. Additional analog circuitry does not have a significant effect on the test accuracy and the test resolution is determined by the sampling frequency of the delta-sigma modulator.
Claims28
A semiconductor device comprising:
- an analog to digital converter (ADC) circuit having an analog input and a digital output;
- and
- a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter, the BIST circuit including:
- a digital comparator having at least two input terminals and a digital output, at least one of the input terminals being coupled to the digital output of the ADC when under test, and at least another input terminals coupled to receive a digital input signal,
- a one-bit digital to analog converter (DAC) having a digital input coupled to the output of the digital comparator, and an analog output;
- and
- an analog integrator having an input coupled to the output of the one-bit DAC and an output coupled to the analog input of the ADC when under test,
- wherein the BIST circuit, along with the ADC, when under test, forming a delta-sigma modulator where the analog input of the ADC is coupled to ground.
A semiconductor device comprising:
- an analog to digital converter (ADC) circuit having an analog input and a digital output;
- a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter;
- a one-bit digital to analog converter (DAC) having a digital input and an analog output;
- an analog integrator having an output coupled to the analog input of the ADC when under test, the analog integrator further having an input coupled to the analog output of the one-bit DAC;
- a digital multiplexer having a plurality of input terminals, a one-bit select input, and an output bus, such that depending on the select input value, one of the plurality of inputs is coupled to the output bus;
- and
- a digital comparator having a plurality of input terminals and a digital output, at least one of the plurality of input terminals being coupled to the digital output of the ADC when under test, and at least one of the plurality of inputs coupled to the output bus of the digital multiplexer,
- wherein the BIST circuit, along with the ADC, when under test, forming a delta-sigma modulator where the analog input of the ADC is coupled to ground.
A method of operating a built-in self-test circuit for testing differential non-linearity error (DNL) of an analog-to-digital converter (ADC), the method comprising the steps to measure DNL at code Ck:
- loading a first register with a code Ck;
- loading a second register with a code Ck−1;
- switching an input of a digital comparator from Ck−1 to Ck using a digital multiplexer;
- measuring a number of clock cycles for a modulator to change from VTk−1 to VTk (transition voltages associated to Ck−1 and Ck);
- and
- comparing the number of the clock cycles to an ideal number to determine a pass or fail result.
A method of operating the built-in self-test circuit for testing integral non-linearity of an analog to digital converter (ADC), the method comprising the steps of:
- loading a first register with a code Ck;
- loading a second register with a code “00 . . . 0”;
- switching the input of a digital comparator from “00 . . . 0” to Ck using the digital multiplexer;
- measuring a number of clock cycles for a modulator to change from zero to VTk (transition voltage associated to Ck);
- and
- comparing the number of the clock cycles to an ideal number to determine the pass or fail result.
A method of testing a semiconductor device comprising an analog to digital converter (ADC) circuit having an analog input and a digital output and a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter, the method comprising the steps of:
- forming, under test, a delta-sigma modulator from the BIST circuit and the ADC,
- comparing the output of the ADC with a digital signal input to produce a digital signal output,
- converting, in a one-bit digital to analog converter (DAC) the digital signal output to produce an analog output, and
- integrating, in an analog integrator, the analog output from the one-bit DAC to produce an output coupled to the analog input of the ADC when under test, and
- coupling the analog input of the ADC to ground.
A method of testing a semiconductor device comprising an analog to digital converter (ADC) circuit having an analog input and a digital output and a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter, the method comprising the steps of:
- forming, under test, a delta-sigma modulator from the BIST circuit and the ADC, and
- coupling the analog input of the ADC to ground;
- wherein the semiconductor device further comprises a one-bit digital to analog converter (DAC) having a digital input and an analog output, and an analog integrator having an output coupled to the analog input of the ADC when under test, the analog integrator further having an input coupled to the analog output of the one-bit DAC, and wherein the semiconductor device further comprises a digital multiplexer having a plurality of input terminals, a one-bit select input, and an output bus, such that depending on the select input value, one of the plurality of inputs is coupled to the output bus, and a digital comparator having a plurality of input terminals and a digital output, at least one of the plurality of input terminals being coupled to the digital output of the ADC when under test, and at least one of the plurality of inputs coupled to the output bus of the digital multiplexer.
A built-in self-test circuit for testing differential non-linearity error (DNL) of an analog-to-digital converter (ADC), by measuring DNL at code Ck, comprising:
- a first register for loading with a code Ck;
- a second register for loading with a code Ck−1;
- a digital multiplexer for switching an input of a digital comparator from Ck−1 to Ck;
- means for measuring a number of clock cycles for a modulator to change from VTk−1 to VTk (transition voltages associated to Ck−1 and Ck);
- and
- means for comparing the number of the clock cycles to an ideal number to determine a pass or fail result.
A built-in self-test circuit for testing integral non-linearity of an analog to digital converter (ADC), comprising:
- a first register for loading with a code Ck;
- a second register for loading with a code “00 . . . 0”;
- a digital multiplexer for switching the input of a digital comparator from “00 . . . 0” to Ck;
- means measuring a number of clock cycles for a modulator to change from zero to VTk (transition voltage associated to Ck);
- and
- means for comparing the number of the clock cycles to an ideal number to determine the pass or fail result.
A semiconductor device comprising:
- an analog to digital converter (ADC) circuit having an analog input and a digital output;
- a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter;
- a digital multiplexer having a plurality of input terminals, a one-bit select input, and an output bus, such that depending on the select input value, one of the plurality of inputs is coupled to the output bus;
- and
- a digital comparator having a plurality of input terminals and a digital output, at least one of the plurality of input terminals being coupled to the digital output of the ADC when under test, and at least one of the plurality of inputs coupled to the output bus of the digital multiplexer,
- wherein the BIST circuit, along with the ADC, when under test, forming a delta-sigma modulator where the analog input of the ADC is coupled to ground.
A method of testing a semiconductor device comprising an analog to digital converter (ADC) circuit having an analog input and a digital output and a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter, the method comprising the steps of:
- forming, under test, a delta-sigma modulator from the BIST circuit and the ADC, and
- coupling the analog input of the ADC to ground,
- wherein the semiconductor device further comprises a digital multiplexer having a plurality of input terminals, a one-bit select input, and an output bus, such that depending on the select input value, one of the plurality of inputs is coupled to the output bus, and a digital comparator having a plurality of input terminals and a digital output, at least one of the plurality of input terminals being coupled to the digital output of the ADC when under test, and at least one of the plurality of inputs coupled to the output bus of the digital multiplexer.
A semiconductor device comprising:
- an analog to digital converter (ADC) circuit having an analog input and a digital output;
- a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter;
- a one-bit digital to analog converter (DAC) having a digital input and an analog output;
- and
- an analog integrator having an output coupled to the analog input of the ADC when under test, the analog integrator further having an input coupled to the analog output of the one-bit DAC,
- wherein the BIST circuit, along with the ADC, when under test, forming a delta-sigma modulator where the analog input of the ADC is coupled to ground, and wherein said one-bit digital to analog converter comprises a switch and two voltage references (−VREF/2 and +VREF/2) and having an analog output coupled to the input of the analog integrator and a digital input coupled to the digital output of the digital comparator.
A method of testing a semiconductor device comprising an analog to digital converter (ADC) circuit having an analog input and a digital output and a Built-in Self-test (BIST) circuit, coupled to the analog to digital converter (ADC) circuit, for testing the analog to digital converter, the method comprising the steps of:
- forming, under test, a delta-sigma modulator from the BIST circuit and the ADC, and
- coupling the analog input of the ADC to ground,
- wherein the semiconductor device further comprises a one-bit digital to analog converter (DAC) having a digital input and an analog output, and an analog integrator having an output coupled to the analog input of the ADC when under test, the analog integrator further having an input coupled to the analog output of the one-bit DAC, and wherein the one-bit digital to analog converter comprises a switch and two voltage references (−VREF/2 and +VREF/2) and having an analog output coupled to the input of the analog integrator and a digital input coupled to the digital output of the digital comparator.
Dependencies are inferred from the claim text.