Refresh controller and address remapping circuit and method for dual mode full/reduced density DRAMs

A dynamic random access memory (“DRAM”) comprising:

• an array of memory cells arranged in rows and columns;
• a column address latch structured to store a column address responsive to a column address strobe signal;
• a column decoder coupled to the column address latch to receive the stored column address and enable respective sense amplifiers corresponding thereto;
• a row address latch structured to store a row address responsive to a row address strobe signal;
• a first row decoder coupled to the row address latch to receive the stored row address and activate respective word lines corresponding thereto, the first row decoder being enable responsive to a first enable signal;
• a second row decoder coupled to the row address latch to receive the stored row address and activate respective word lines corresponding thereto, the row lines activated by the first row decoder being interleaved with the row lines activated by the second row decoder, the second row decoder being enabled responsive to a second enable signal;
• a mode controller coupled to the row decoders, the mode controller being operable in the full density mode to generate the first enable signal responsive to a first state of a least significant bit of the row address and to generate the second enable signal responsive to a second state of the least significant bit of the row address, the mode controller further being operable to generate the first and second enable signals in a reduced density mode regardless of the state of the least significant bit of the row address;
• a data path coupled between the memory array and a data terminal;
• and
• a refresh controller for refreshing at least some of the memory cells in the memory array responsive to a refresh trigger signal, the refresh controller comprising:
• an oscillator generating a first periodic clock signal;
• a frequency division circuit coupled to receive the periodic clock signal, the frequency division circuit being operable to generate a second periodic clock signal having a frequency that is less than the frequency of the first periodic signal;
• a first selector circuit coupled to receive the first periodic clock signal from the oscillator and the second periodic clock signal from the frequency division circuit, the first selector circuit being operable to apply the first periodic clock signal to an output terminal in a full density mode and to apply the second periodic clock signal to the output terminal in a reduced density mode;
• a counter having a clock input terminal coupled to the output terminal of the first selector circuit, the counter having first and second stages the first of which increments at a faster rate than the second;
• and
• a second selector circuit coupled the first and second stages of the counter, the second selector circuit being operable to couple the first stage of the counter to an output terminal in the full density mode and being operable to couple the second stage of the counter to the output terminal in the reduced density mode, the refresh trigger signal being generated responsive to the counter stage coupled to the output terminal by the second selector circuit being incremented or decremented.