Semiconductor chip having pads with plural junctions for different assembly methods
AssigneeOki Electric Industry Co., Ltd.
InventorMasao Sasaki
Life of this patent
Estimating the term…
Loading patent…
AssigneeOki Electric Industry Co., Ltd.
InventorMasao Sasaki
Estimating the term…
Development efficiency and mass production efficiency of a semiconductor chip (LSI) is improved, whereby the LSI on which an integrated circuit is formed has plural pad parts connecting the integrated circuit with an external circuit. The pad part is provided with a first junction consisting of a window formed in the protective film and the pad exposed from the window, and a second junction consisting of a window formed in the protective film and a bump deposited on the pad exposed from the window. When it is required that the LSI is to be connected with an external circuit by wire bonding, the first junction is connected with the external circuit using a wire. When it is required to connect the LSI with an external circuit by the TAB method or the COG method, the second junction is directly connected to the external circuit.
A semiconductor device comprising:
A semiconductor chip comprising:
A semiconductor device comprising:
A semiconductor device comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.