Vertical electronic circuit package
AssigneeIntel Corporation
InventorsChee-Yee Chung, David G. Figueroa, Robert L. Sankman
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsChee-Yee Chung, David G. Figueroa, Robert L. Sankman
Estimating the term…
An electronic circuit package includes a vertical package section (304, FIG. 3) electrically connected to a horizontal package section (306, FIG. 3). The vertical package section includes multiple conductive layers (512, 514, 516, FIG. 5) oriented in parallel with a vertical plane. A first set of bond pads (606, FIG. 6) on the vertical section's horizontal top surface (608, FIG. 6) can be connected to the bond pads (602, FIG. 6) of an integrated circuit (302, FIG. 3). A second set of bond pads (612, FIG. 6) on the vertical section's horizontal bottom surface (614, FIG. 6) can be connected to bond pads (616, FIG. 6) on the horizontal package section. The conductive layers of the vertical section perform a bond pad pitch conversion in a first direction, and conductive structures (906, 908, 910, FIG. 9) within the horizontal package section perform a bond pad pitch conversion in a second direction.
An electronic circuit package comprising:
An electronic system comprising:
Dependencies are inferred from the claim text.