System and method for facilitating wafer alignment by mitigating effects of reticle rotation on overlay
AssigneeAdvanced Micro Devices, Inc.
InventorsMichael K. Templeton, Bharath Rangarajan
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsMichael K. Templeton, Bharath Rangarajan
Estimating the term…
The present invention relates to wafer alignment. A reticle is employed which includes, a design, and a first and second set of scribe marks. The first and second sets of scribe marks have an associated symmetry relative to the reticle design. The design and scribe marks are printed at selected field locations on a surface layer of the wafer. The first and second sets of scribe marks as printed at adjacent fields on the surface layer of wafer form a composite set of scribe marks. The symmetric relationship between the first and second sets of scribe marks results in the composite set of scribe marks substantially negating print errors of the marks due to reticle rotation and/or lens magnification with respect to a geometric reference point of the composite set of scribe marks. The employment of the composite set of scribe marks, such as to locate a corresponding virtual alignment mark, substantially facilitates mitigation of overlay error in wafer alignment.
A method for determining a reference point on a wafer, comprising the step of:
A method for facilitating wafer alignment, comprising the steps of:
A reticle for use in a lithographic process, comprising:
A system for facilitating wafer alignment, comprising:
A system for aligning a wafer, comprising:
Dependencies are inferred from the claim text.