Metal oxide semiconductor capacitor utilizing dummy lithographic patterns
AssigneeInternational Business Machines Corporation
InventorsLouis L. Hsu, Dmitry Netis
Life of this patent
Estimating the term…
Abstract
A semiconductor structure (and method for manufacturing the same) comprises an active array of first elements having a first manufacturing precision, a peripheral region surrounding the active array, the peripheral region including second elements having a second manufacturing precision less than the first manufacturing precision, wherein the second elements are isolated from the active array and comprise passive devices for improving operations of the active array.
Claims15
A process for manufacturing a semiconductor structure comprising:
- lithographically forming a repeating pattern of elements comprising an active array region surrounded by a peripheral region;
- defining, within said peripheral region, a first subset of said repeating pattern of elements and a second subset of said repeating pattern of elements, wherein said first subset is located between said active array region and said second subset;
- isolating said second subset from said active array region by connecting said first subset to ground;
- and
- forming at least one device comprising said second subset of said repeating pattern of elements.
A process for manufacturing a semiconductor structure comprising:
- forming a plurality of wordlines in a memory array region;
- defining, within said memory array region, an active region surrounded by a peripheral region, said peripheral region including a subset of said plurality of wordlines, said subset comprising border wordlines and dummy wordlines, wherein said border wordlines are located between said active region and said dummy wordlines;
- isolating said dummy wordlines from said active region by connecting said border wordlines to ground;
- and
- connecting said dummy wordlines to a supply voltage.
A process for manufacturing a semiconductor structure comprising:
- lithographically forming a plurality of wordlines in a memory array region;
- defining, within said memory array region, an active region surrounded by a peripheral region, said peripheral region including a subset of said plurality of wordlines, said subset comprising border wordlines and dummy wordlines, wherein said border wordlines are located between said active region and said dummy wordlines;
- and
- isolating said dummy wordlines from said active region by connecting said border wordlines to ground.
Dependencies are inferred from the claim text.