Method and apparatus for digital interference rejection
AssigneeLSI Logic Corporation
InventorsChristopher Keate, Ravi Bhaskaran, Dariush Dabiri
Life of this patent
Estimating the term…
Abstract
Digital interference rejection of a signal is accomplished by first converting the signal to digital. Then a second signal is generated and mixed with the first signal. This combined signal is then filtered. The signal can then be scaled as needed, resulting in a finely tuned, interference free signal.
Claims50
An apparatus for interference rejection comprising:
- a digital signal input and a digital signal output;
- a digital signal generator having an output;
- a digital multiplier having a first input, a second input, and an output, said output of said digital signal generator coupled to said first input of said digital multiplier, said second input of said digital multiplier being said digital input of said apparatus;
- a digital filter bank having an input and an output, said output of said multiplier coupled to said input of said digital filter bank;
- and
- a gain block having an input and an output, said output of said digital filter bank coupled to said input of said gain block, said output of said gain block being said digital output of said apparatus.
A system for receiving encoded transmissions, comprising:
- an interference rejector having a digital signal input and a digital signal output, said interference rejector including:
- a digital signal generator having an output;
- a digital multiplier having a first input, a second input, and an output, said output of said digital signal generator coupled to said first input of said digital multiplier, said second input of said digital multiplier being said digital signal input of said interference rejector;
- a digital filter bank having an input and an output, said output of said multiplier coupled to said input of said digital filter bank;
- a gain block having an input and an output, said output of said digital filter bank coupled to said input of said gain block, and wherein said output of said gain block is said digital signal output of said interference rejector;
- and
- a timing loop having an input and an output, said output of said timing loop coupled to said input of said gain block;
- and
- a decoder having an input and an output, said output of said interference rejector coupled to said input of said decoder.
A method for interference rejection of a tuned and demodulated first digital signal, comprising:
- generating a second digital signal;
- mixing said second digital signal with said first digital signal to produce a mixed signal;
- and
- filtering out unwanted interference from said mixed signal using a digital filter having a variable gain to produce a filtered signal.
A method for processing a first digital signal, comprising:
- performing interference rejection on said first digital signal, wherein said performing interference rejection includes:
- generating a second digital signal,
- mixing said second digital signal with said first digital signal to produce a mixed signal;
- and
- filtering out unwanted interference from said mixed signal using a digital filter to produce a filtered signal.
A method for processing an encoded digital signal, comprising:
- performing interference rejection on the encoded digital signal, wherein said performing includes:
- generating a second digital signal;
- mixing said second digital signal with said encoded digital signal to produce a mixed signal;
- and
- filtering out unwanted interference from said mixed signal using a digital filter to produce a filtered signal.
Dependencies are inferred from the claim text.