Circuital structure for reading data in a non-volatile memory device
AssigneeSTMicroelectronics S.r.l.
InventorsPaolo Rolandi, Massimo Montanaro, Giorgio Oddone
Life of this patent
Estimating the term…
Abstract
A circuit structure for reading data contained in an electrically programmable/erasable integrated non-volatile memory device includes a matrix of memory cells and at least one reference cell for comparison with a memory cell during a reading phase. The reference cell is incorporated in a reference cells sub-matrix which is structurally independent of the matrix of memory cells. Also provided is a conduction path between the matrix and the sub-matrix, which path includes bit lines of the sub-matrix of reference cells extended continuously into the matrix of memory cells.
Claims17
A circuit structure for reading data contained in an electrically programmable/erasable integrated non-volatile memory device, comprising:
- a memory matrix of memory cells arranged in rows and columns, the memory cells in each row being connected to a respective word line of a plurality of word lines, and the memory cells in each column being connected to a respective bit line of a plurality of bit lines;
- and
- a reference matrix of reference cells for comparison with the memory cells of the matrix during a reading phase, wherein said reference matrix is structurally independent of the memory matrix such that none of the word lines of the memory matrix is shared by the reference matrix and none of the bit lines of the memory is shared by the reference matrix.
A circuit structure of a programmable/erasable integrated non-volatile memory device comprising:
- a matrix of memory cells;
- a reference cell of a reference cell sub-matrix wherein the reference cell is structurally independent of the matrix of memory cells;
- and
- a conduction path is provided between the matrix of memory cells and the reference cell sub-matrix wherein said path includes bit lines of the reference cell sub-matrix of reference cells, said bit lines being extended continuously into the matrix of memory cells.
A circuit structure of a programmable/erasable integrated non-volatile memory device comprising:
- a matrix of memory cells;
- a reference cell of a reference cell sub-matrix wherein the reference cell is structurally independent of the matrix of memory cells;
- and
- the matrix of memory cells comprises a plurality of matrix sectors and a plurality of corresponding sub-matrices of reference cell, a corresponding sub-matrix of reference cells of the plurality of sub-matrices being associated with each of said matrix sectors, respectively.
An electrically programmable/erasable integrated non-volatile memory device, comprising:
- a matrix of memory cells;
- and
- a matrix of reference cells for comparing to the memory cells when the memory cells are being read, wherein the reference cell matrix includes bit lines of the reference cells, the bit lines extending continuously into the memory cell matrix to provide a conductive path between the matrices and wherein the reference cell matrix is organized into rows of memory cells connected by word lines and further includes a row of redundancy memory cells that is used to replace a defective one of the rows of memory cells.
A electrically programmable/erasable integrated non-volatile memory device comprising:
- a matrix of memory cells;
- a matrix of reference cells for comparing to the memory cells when the memory cells are being read, wherein the reference cell matrix includes bit lines of the reference cells, the bit lines extending continuously into the memory cell matrix to provide a conductive path between the matrices;
- and
- the memory cell matrix includes a sub-matrix of memory cells to be read and a sub-matrix of dummy cells that share word lines with the sub-matrix of memory cells and share the bit lines of the reference cell matrix.
An electrically programmable/erasable integrated non-volatile memory device, comprising:
- a matrix of memory cells including a memory cell sub-matrix of memory cells to be read and a dummy cell sub-matrix of dummy cells coupled to the memory cells of the memory cell sub-matrix;
- and
- a reference cell matrix of reference cells for comparing to the memory cells of the memory cell sub-matrix when the memory cells are being read, wherein the reference cells of the reference cell matrix are connected to the dummy cells of the dummy cell sub-matrix to provide a conductive path between a group of the dummy cells and a group of the reference cells when one of the reference cells in the group of reference cells is selected for comparison to one of the memory cells to be read.
Dependencies are inferred from the claim text.