Back to results
US 6,549,060 B1Granted
Dynamic logic MUX
AssigneeHewlett-Packard Development Company, L.P.
InventorsTodd W. Mellinger, Jonathan E. Lachman, Michael Umphlett
Life of this patent
Estimating the term…
Abstract
A dynamic logic multiplexer has pull-ups on its input signals that pull-up the input signals when not selected. This reduces leakage current that may contribute to incorrect switching of the output. The output stage of the multiplexer includes a latched dynamic node followed by two gain stages, and an open-drain output.
Claims20
A dynamic multiplexer, comprising:
- a first dynamic node;
- a plurality of input structures connected to said first dynamic node;
- a second dynamic node coupled to said first dynamic node that is responsive to logical voltage level changes on said first dynamic node during an evaluate phase of operation;
- a first and second gain stage connected in series that are responsive to logical voltage level changes on said second dynamic node;
- an output transistor controlled by said second gain stage;
- and wherein said plurality of input structures comprise a precharge FET controlled by a select signal wherein said precharge FET continues to precharge a non-selected data input during said evaluate phase of operation.
3 more elements
A multiplexer, comprising:
- an input structure that precharges its data input during an evaluate phase when said input structure is not selected and during a precharge phase;
- a first dynamic node connected to a plurality of said input structures;
- a first gain stage having a first gain input coupled to said first dynamic node and a first gain output;
- a second gain stage having a second gain input connected to said first gain output;
- an output transistor connected to a second gain stage output.
2 more elements
A multiplexer, comprising:
- a plurality of input structures wherein said input structures comprise a first switching device of a first type and a second switching device of a second type and said first switching device precharges a data input when a control signal is in a first logical state and said second switching device connects a data input of said input structure to a first dynamic node when said control signal is in a second logical state;
- a first gain stage having a first input and a first output, said first input coupled to said first dynamic node;
- a second gain stage having a second input coupled to said first output and a second output;
- and,
- an output transistor being controlled by said second output.
2 more elements
Dependencies are inferred from the claim text.