Method for testing semiconductor devices
AssigneeInternational Business Machines Corporation
InventorsRoger W. Fleury, Jon A. Patrick
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsRoger W. Fleury, Jon A. Patrick
Estimating the term…
Method for determining a more efficient quality assurance or reliability test screen without falsely rejecting, i.e., over stressing, short channel length devices during voltage stress test screening. Short channel lengths devices fabricated on a semiconductor wafer have a higher tendency to fail at voltage levels that would otherwise not harm long channel length devices. The failures, however, are not related to device defects. Protection to the more vulnerable devices is provided by determining the speed of the die prior to the voltage test screen, thus, segregating the devices based on operational speed performance. Next, a lower voltage is effetively applied during wafer probe test to the faster devices, which directly correspond to the population of short channel devices.
A method for testing integrated circuit semiconductor device comprising the steps of;
A method for testing integrated circuit semiconductor devices comprising the steps of;
A method for testing integrated circuit semiconductor devices comprising the steps of:
Dependencies are inferred from the claim text.