BIST circuit for variable impedance system
AssigneeInternational Business Machines Corporation
InventorsGeorge M Braceras, Steven Burns, Patrick R. Hansen, Harold Pilo
Life of this patent
Estimating the term…
Abstract
Disclosed is a programmable impedance driver that includes two sets of impedance devices, two primary counters and two test counters. The primary counters selectively activate individual ones of the impedance devices to vary an overall impedance of the driver and the test counters verify the counting operation of the primary counters during manufacturing testing of the driver. Therefore, the built-in self-test (BIST) aspect of the invention easily detects if one of the counters will become stuck during normal usage.
Claims14
A programmable impedance control circuit for controlling the impedance of a driver circuit comprising:
- at least two sets of impedance devices, a first set comprising p-type field effect transistors (PFET) and a second set comprising n-type field effect transistors (NFET);
- at least two primary counters operatively connected to said sets of impedance devices and to a clock signal, said primary counters comprising a PFET primary counter and an NFET primary counter, said primary counters selectively activating individual ones of said impedance devices to vary the overall impedance of said driver circuit;
- and
- at least two test counters comprising a PFET test counter and an NFET test counter operatively connected to said clock signal,
- wherein said test counter verifies an operation of said primary counter during manufacturing testing of said driver circuit.
A programmable impedance control circuit for controlling the impedance of a driver circuit comprising:
- two sets of impedance devices;
- two primary counters operatively connected to respective ones of said sets of said impedance devices and to a clock signal, said primary counters selectively activating individual ones of said impedance devices to vary an overall impedance of said driver circuit, and
- two test counters operatively connected to said clock signal,
- wherein said test counters verify an operation of said primary counters during manufacturing testing of said driver circuit.
The control circuit in claim 9, further comprising test control logic connected to said PFET primary counter, said NFET primary counter, said PFET test counter, and said NFET test counter,
- wherein said test control logic resets said PFET primary counter and said PFET test counter to all zero at a start of testing and resets said NFET primary counter and said NFET test counter to all ones at said start of testing, and
- wherein during testing, said PFET primary counter and said PFET test counter are initially incremented, and said NFET primary counter and said NFET test counter are initially decremented.
An integrated circuit board comprising at least one of memory devices, power devices, and logic devices, said circuit board further comprising at least one programmable impedance driver circuit for controlling the impedance of a driver circuit said programmable impedance driver circuit comprising:
- at least two sets of impedance devices, a first set comprising p-type field effect transistors (PFFT) and a second set comprising n-type field effect transistors (NFET);
- at least two primary counters operatively connected to said sets of impedance devices and to a clock signal, said primary counters comprising a PFET primary counter and an NFET primary counter, said primary counters selectively activating individual ones of said impedance devices to vary the overall impedance of said driver circuit;
- and
- at least two test counters comprising a PFET test counter and an NFET test counter operatively connected to said clock signal,
- wherein said test counter verifies an operation of said primary counter during manufacturing testing of said driver circuit.
Dependencies are inferred from the claim text.