Digital-to-analog converter using different multiplicators between first and second portions of a data holding period
AssigneeYasue Sakai
InventorYukio Koyanagi
Life of this patent
Estimating the term…
Loading patent…
AssigneeYasue Sakai
InventorYukio Koyanagi
Estimating the term…
It is object to provide a digital-to-analog converter capable of generating an output waveform having less distortion without increasing the operating speed of components. A D/A converter comprises four D flip-flops 10-1 through 10-4, four multipliers 12-1 through 12-4, three adders 14-1 through 14-3, a D/A converter 16, and two integrating circuits 18-1 and 18-2. Input data is fed sequentially to the four D flip-flops and held therein. The multiplier multiplies the data held in the respective D flip-flops by different multiplicators in the first half and second half of one clock period and the multiplication results are added by the three adders. A stepwise analog voltage corresponding to the sum is generated by the D/A converter 16 and integrated twice by means of the two integrating circuits 18-1 and 18-2.
A digital-to-analog converter, characterized by comprising:
A digital-to-analog converter, characterized by comprising:
A digital-to-analog converter, characterized by comprising:
A digital-to-analog converter, characterized by comprising:
Dependencies are inferred from the claim text.