Semiconductor device having a dummy pattern
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsMasao Sugiyama, Kenji Yoshiyama
Life of this patent
Estimating the term…
Abstract
A semiconductor device having a memory cell region comprising a plurality of memory cells is described, and a stable characteristic is imparted to all the memory cells provided in the memory cell block. Impurities are implanted into a memory cell region of a silicon substrate at predetermined intervals, thus forming a plurality of wells. A resist film used as a mask for implanting impurities has strip-shaped patterns and a broad pattern. Since the strip-shaped patterns located close to the broad pattern are inclined, the characteristics of the wells located in the vicinity of the outer periphery of the memory cell region become unstable. The wells having unstable characteristics are taken as dummy wells which do not affect the function of a semiconductor device.
Claims6
A semiconductor device comprising:
- constituent elements of the same kind which are provided in a plurality of layers;
- dummy patterns such that the constituent elements are provided in substantially identical proportions in the plurality of layers;
- and
- interconnection elements for fixing the electric potential of the dummy patterns to a predetermined electric potential.
A semiconductor device comprising:
- dummy patterns formed such that constituent elements are provided in a predetermined layer so as to assume a uniform density or pitch over the entire surface of the predetermined layer;
- and
- interconnection elements for fixing the electric potential of the dummy patterns to a predetermined electric potential.
Dependencies are inferred from the claim text.