Tester, a test system, and a testing method for a semiconductor integrated circuit
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsShinji Motoi, Kazuhiro Nishimura
Life of this patent
Estimating the term…
Abstract
An input signal for testing a device is stored in a first storage located on a test board. An expectation value signal output by the device, when it operates normally, in response to the input signal is stored in a second storage located on the same test board. The input signal from the first storage is supplied to the device based on an instruction from a tester body. The device outputs an output signal in response to input of this input signal. This signal is sent to a comparator. The comparator compares the signal output from the device with the expectation value signal stored in and output from the second storage.
Claims5
A tester for testing a semiconductor integrated circuit, said tester comprising:
- a tester body generating a clock signal and sampling an output signal, synchronous with the clock signal, to determine whether a semiconductor integrated circuit being tested is defective;
- and
- a plurality of test boards selectively connectable to the tester body, each test board including
- a first memory storing an input signal for testing a specific semiconductor integrated circuit;
- a second memory storing an expectation value signal expected to be output by the specific semiconductor integrated circuit when the specific semiconductor integrated circuit operates normally, in response to input of the input signal for testing to the specific semiconductor integrated circuit;
- and
- a comparator for comparing the expectation value signal output from said second memory with a signal actually output by the specific semiconductor integrated circuit, and outputting a comparison signal to the tester body for determination, by the tester body, whether the specific semiconductor integrated circuit is defective, regardless of which test board is connected to the tester body.
A test system for testing a semiconductor integrated circuit, said system comprising:
- a tester body generating a clock signal and sampling an output signal, synchronous with the clock signal, to determine whether a semiconductor integrated circuit being tested is defective;
- and
- a plurality of test boards selectively connectable to the tester body, each test board including
- a first memory storing an input signal for testing a specific semiconductor integrated circuit;
- and
- a second memory storing an expectation value signal expected to be output by the specific semiconductor integrated circuit when the specific semiconductor integrated circuit operates normally, in response to input of the input signal for testing to the specific semiconductor integrated circuit, wherein
- a memory of the specific semiconductor integrated circuit is used for temporarily storing both the input signal for testing from said first memory and the expectation value signal from said second memory;
- and
- the expectation value signal is compared with a signal actually output by the specific semiconductor integrated circuit, and a comparison signal is output to the tester body for determination, by the tester body, whether the specific semiconductor integrated circuit is defective, regardless of which test board is connected to the tester body.
Dependencies are inferred from the claim text.