Rate 64/65 (d=0, G=11/I=10) run length limited modulation code
AssigneeLSI Logic Corporation
InventorsJoseph P. Caroselli, Shirish A. Altekar, Charles E. MacDonald
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsJoseph P. Caroselli, Shirish A. Altekar, Charles E. MacDonald
Estimating the term…
The present invention describes a system and method for encoding a sequence of 64 bit digital data words into a sequence of 65 bit codewords having constraints of (d=0, G=11/I=10) for recording upon a magnetic medium within a magnetic recording channel are disclosed. The method for encoding a sequence of 64 bit digital data words into a sequence of codewords having 65 bits, comprising the steps of dividing each 64-bit digital data word into 8-bit bytes, encoding two 8-bit bytes to form a 17-bit word, forming five 11-bit intermediate blocks from the 8-bit bytes, encoding the five 11-bit intermediate blocks, and concatenating the five encoded 11-bit intermediate blocks and uncoded and unconstrained bits from the 64 bit digital data word to form a 65 bit codeword. A corresponding decoding method is also described. A byte shuffler may be used in the processing.
A method for encoding a sequence of r bit digital data words into a sequence of codewords, comprising;
A method for encoding a sequence of r bit digital data words into a sequence of codewords having (r+1) bits, comprising:
A method for encoding a sequence of r bit digital data words into a sequence of codewords having (r+1) bits, comprising:
A method for decoding a sequence of (r+1) bit encoded codewords into a sequence of r bit digital data words bits, comprising:
A method for decoding a sequence of 65 bit encoded codewords into a sequence of 64 bit digital data words bits, comprising:
Dependencies are inferred from the claim text.