US 6,476,692 B2Granted

Distributed balanced frequency multiplier

AssigneeFujitsu Quantum Devices Limited

InventorHideyuki Uchino

Life of this patent

Estimating the term…

Loading patent…

Abstract

A branching section provides a fundamental input wave signal SI of a frequency f to the gate of a FET 15A having a grounded source and the source of a FET 15B having an AC grounded gate, and a signal joining section synthesizes the output signals of the FETs 15A and 15B. An open stub 24 as an amplitude attenuating element is connected to a transmission line 19B of the signal joining section. The length of the open stub 24 is not an integral multiple of λ/4, where λ denotes the wavelength of the fundamental signal SI, and adjusted in simulation such that an amplitude difference between second harmonics included in the drain voltage signals SD1 and SD2 of the respective FETs 15A and 15B is reduced to almost zero. Although the open stub 24 itself is a phase compensating element, since the transfer characteristic of the FET 15B changes by connecting the open stub 24 to the transmission line 19B, the open stub 24 works as an amplitude attenuating element.

Claims12

Dependent claims

A distributed balanced frequency multiplier comprising:

a branching section, having first and second input transmission lines, each of said first and second input transmission lines having first and second ends, said first ends of first and second input transmission lines being coupled to a branch point, distributing a fundamental input signal from said branch point to said first and second input transmission lines;
a joining section, having first and second output transmission lines, each of said first and second output transmission lines having first and second ends, said second ends of first and second output transmission lines being coupled to a join, synthesizing signals from said first and second output transmission lines at said join;
a first transistor, having a control input and a current path, said control input being coupled to said second end of first input transmission line, a first end of said current path being grounded, a second end of said current path being coupled to said first end of first output transmission line;
a second transistor, having a control input and a current path, said control input being AC grounded, first and second ends of said current path being coupled to said second end of second input transmission line and said first end of second output transmission line, respectively;
and
an amplitude attenuating element coupled to one of said first input transmission line, said second input transmission line, said first output transmission line, or said second output transmission line.

3 more elements

Dependencies are inferred from the claim text.