US 6,476,633 B2Granted

Semiconductor integrated circuit and testing method thereof

AssigneeOki Electric Industry Co., Ltd.

InventorKoichi Yokomizo

Life of this patent

Estimating the term…

Loading patent…

Abstract

The invention provides a semiconductor integrated circuit wherein a PMOS 111 having a high threshold voltage is installed between a VDD line 101 and a VDDV line 103, and a NMOS 121 having a high threshold voltage is installed between a VSS line 102 and a VSSV line 104. The semiconductor integrated circuit comprises a logic gate circuit supplied with a power source voltage via the VDDV line 103 and the VSSV line 104, respectively, and made up of PMOSes 131 to 133, and NMOSes 141 to 143. A substrate terminal of the PMOSes 131 to 133, respectively, is connected to a pad 163 to which a suitable voltage can be supplied from outside while a substrate terminal of the NMOSes 141 to 143, respectively, is connected to a pad 164 to which a suitable voltage can be supplied from outside. The semiconductor integrated circuit with such a configuration is capable of improving a failure detection ratio at testing.

Claims12

Dependent claims

A semiconductor integrated circuit having a plurality of MOS transistors of a first conduction type and of a second conduction type, said semiconductor integrated circuit comprising:

a first power supply line for supplying a first power source voltage;
a first MOS transistor of the first conduction type having a gate electrode, a first electrode electrically connected to the first power supply line, and a second electrode, the first MOS transistor having a first threshold voltage;
a first pseudo power supply line electrically connected to the second electrode of the first MOS transistor;
a second MOS transistor of the first conduction type formed on a substrate supplied with a substrate voltage, the second MOS transistor having a second threshold voltage that is lower than the first threshold voltage, the second threshold voltage being controlled by the substrate voltage;
an internal logic circuit including the second MOS transistor, the internal logic circuit supplied with the first power source voltage via the first pseudo power supply line;
and
a first terminal electrically connected to the substrate for applying the substrate voltage,
wherein the substrate voltage is changed while the first MOS transistor is in a conductive state so that a level of the second threshold voltage is increased.

5 more elements

A semiconductor integrated circuit having a plurality of MOS transistors of a first conduction type and of a second conduction type, said semiconductor integrate circuit comprising:

a first power supply line for supplying a first power source voltage;
a first MOS transistor of the first conduction type having a gate electrode, a first electrode electrically connected to the first power supply line, and a second electrode, the first MOS transistor having a first threshold voltage;
a first pseudo power supply line electrically connected to the second electrode of the first MOS transistor;
a second MOS transistor of the first conduction type formed on a substrate, the fourth MOS transistors having a second threshold voltage that is lower than the first threshold voltage;
an internal logic circuit including the second MOS transistor, the internal logic circuit supplied with the first power source voltage via the first pseudo power supply line, the internal logic circuit receiving a clock signal;
a test terminal receiving a test signal having a logic level;
and
a voltage supplying circuit supplying a substrate voltage to the substrate according to the logic level of the test signal,
wherein the logic circuit is inhibited from inputting the clock signal according to the logic level of the test signal.

6 more elements

Dependencies are inferred from the claim text.