Method of accurate simulation of logic circuits
AssigneeSGS-Thomas Microelectronis S.A.
InventorsJean-Pierre Schoellkopf, Stéphane Hanriat
Life of this patent
Estimating the term…
Abstract
The present invention relates to a logic simulation method, in which a signal is switched between two logic states to simulate a transition of a real signal. The method comprises the step of inserting between the two logic states of the signal an intermediate state for a time interval indicative of the slope of the transition of the real signal.
Claims32
A computer-implemented logic simulation method, comprising the steps of switching a simulated signal between two logic states to simulate a transition of a real signal, and inserting between the two logic states of the simulated signal an intermediate state during a time interval indicative of a slope of a transition of the real signal, wherein said intermediate state is neither of said logic states but instead is a “don't care” state.
A computer-implemented logic simulation method for simulating transitions of a real signal, said method comprising the steps of:
- providing a simulated signal at a first logic state,
- inserting an intermediate state during a time interval indicative of a slope of a transition of the real signal, and then providing a simulated signal at a second logic state that is different than said first logic state,
- wherein said intermediate state is neither of said logic states but instead is a “don't care” state, using a model receiving at least one input signal and providing an output signal after a delay with respect to the input signal, including the following step:
- measuring a first time interval during which the input signal is at the intermediate state and determining the delay according to this time interval, a start time of the delay, and slope information of the output signal.
computer-implemented logic simulation method, comprising the steps of:
- switching a signal between two logic states to simulate a transition of a real signal, and determining a slope information by an intermediate state which has no logic meaning in a simulation and is neither of said two logic states, and inserting the intermediate state between the two logic states of the signal, said intermediate state being inserted during a time that is proportional to the slope of a transition of the real signal.
The simulation method of claim 21 determining the slope to be found by a measurement of the time during which the signal is at the intermediate state.
A computer-implemented logic simulation method, comprising the steps of;
- switching a simulated signal between two logic states to simulate a transition of a real signal,
- inserting between the two logic states of this simulated signal a first intermediate state during a time interval indicative of a slope of a first transition of the real signal, and
- inserting between the two logic states of the simulated signal a second intermediate state during a time interval indicative of a slope of a second transition of the real signal,
- wherein said intermediate state is neither of said logic states but instead is a “don't care” state.
Dependencies are inferred from the claim text.