US 6,473,558 B1Granted

System and method for MPEG reverse play through dynamic assignment of anchor frames

AssigneeLSI Logic Corporation

InventorsScarlett Wu, Arvind Patwardhan, Osamu Takiguchi

Life of this patent

Estimating the term…

Loading patent…

Abstract

A method and system for displaying a series of video frames in reverse order. The video frames are received in groups of pictures (GOPs) from a storage medium. The method comprises steps of (a) decoding and storing a number of frames from an initial GOP into frame buffers according to an ordering of the frame buffers, (b) displaying the stored frames according to the reverse ordering of the frame buffers, (c) decoding and storing a number of frames from a first preceding GOP according to the reverse ordering of the frame buffers, (d) displaying the stored frames according to the ordering of the frame buffers, (e) decoding and storing a number of frames from a second preceding GOP according to the ordering of the frame buffers, and (f) repeating steps (b)-(e),for prior first and second preceding GOPs.

Claims15

Dependent claims

A method of displaying a series of video frames in reverse order, wherein the video frames are received in groups from a storage medium, wherein the groups are received in reverse chronological order, and wherein each group comprises a chronologically ordered set of video frames, the method comprising:

a first write pointer advancing through N frame buffers, numbered from 1 to N, in ascending order from 1 to N, wherein N is an integer greater than 1;
a second write pointer advancing through the N frame buffers in descending order from N to 1, wherein the second write pointer advances through the N frame buffers at the same time as the first write pointer advances through the N frame buffers;
sequentially storing N video frames from each successively received group into the N frame buffers, wherein the N video frames from each of the successively received groups make up the series of video frames, wherein said sequentially storing comprises alternating between storing successive video frames in the series into one of the N frame buffers currently indicated by the first write pointer and into one of the N frame buffers currently indicated by the second write pointer;
sequentially retrieving the N frames of each group from the N frame buffers in an opposite numerical order of an order in which the N frames of that group were stored into the N frame buffers;
and
displaying the N frames of each group in the order in which the N frames are retrieved.

3 more elements

A video decoder configured to display a series of video frames in reverse order, wherein the video frames are received in groups from a storage medium, wherein the groups are received in reverse chronological order, and wherein each group comprises a chronologically ordered set of video frames, the video decoder comprising:

N frame buffers, numbered from 1 to N, wherein N is an integer greater than 1, wherein each of the frame buffers is configured to store one video frame;
a bitstream decoder coupled to the storage medium and to the N frame buffers, wherein the bitstream decoder is configured to receive the series of video frames from the storage medium and to sequentially store N frames of each group, received in chronological order, into the N frame buffers, wherein the N frames from each of the groups make up the series of video frames, wherein the bitstream decoder is configured alternate between storing successive video frames in the series into one of the frame buffers currently indicated by a first write pointer and one of the frame buffers currently indicated by a second write pointer, wherein when video frames are to be displayed in reverse order, the first write pointer is configured to advance through the N frame buffers in ascending order 1 to N and the second write pointer is configured to advance through the N frame buffers in descending order N to 1, wherein the first and second write pointers are configured to advance through the N frame buffers at the same time;
a display processor coupled to the N frame buffers, wherein the display processor is configured to sequentially retrieve the N frames of each group from the N frame buffers in a reverse numerical order of an order in which the N frames of each group were stored in the N frame buffers and to display the N frames of the first group in the order retrieved.

Dependencies are inferred from the claim text.