Mixed analog and digital integrated circuits
AssigneeQUALCOMM Incorporated
InventorsSeyfollah Bazarjani, Haitao Zhang, Qiuzhen Zou, Sanjay Jha
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsSeyfollah Bazarjani, Haitao Zhang, Qiuzhen Zou, Sanjay Jha
Estimating the term…
Techniques for fabricating analog and digital circuits on separate dies and stacking and integrating the dies within a single package to form a mixed-signal IC that provides many benefits. In one aspect, the analog and digital circuits are implemented on two separate dies using possibly different IC processes suitable for these different types of circuits. The analog and digital dies are thereafter integrated (stacked) and encapsulated within the single package. Bonding pads are provided to interconnect the dies and to connect the dies to external pins. The bonding pads may be located and arranged in a manner to provide the required connectivity while minimizing the amount of die area required to implement the pads. In another aspect, the die-to-die connectivity may be tested in conjunction with a serial bus interface.
An integrated circuit (IC) having a fist die in stacked configuration relative to a second die with the first and second dies comprised of predominantly digital circuits and analog circuits, respectively,
An IC package including an encapsulated integrated circuit, the IC having a fist die in stacked configuration relative to a second die with the first and second dies comprised of predominantly digital circuits and analog circuits, respectively,
An IC having a package substrate and a first die in stacked configuration relative to a second die with the first and second dies comprised of predominantly digital circuits and analog circuits, respectively,
An IC package including an encapsulated integrated circuit, the IC having a package substrate and a first die in stacked configuration relative to a second die with the first and second dies comprised of predominantly digital circuits and analog circuits, respectively,
An IC having a first die in stacked configuration relative to a second die with the first and second dies comprised of predominantly digital circuits and analog circuits, respectively,
An IC package including an encapsulated integrated circuit, the IC having a first die in stacked configuration relative to a second die with the first and second dies comprised of predominantly digital circuits and analog circuits, respectively,
An IC having a first die in stacked configuration relative to a second die with the first and second dies comprised of predominantly digital circuits and analog circuits, respectively,
An IC package including an encapsulated integrated circuit, the IC having a first die in stacked configuration relative to a second die with the first and second dies comprised of dominantly digital circuits and analog circuits, respectively,
Dependencies are inferred from the claim text.