Method of manufacturing air gap in multilevel interconnection
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsShih-Chi Lin, Yen-Ming Chen, Juin-Jie Chang, Kuei-Wu Huang
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsShih-Chi Lin, Yen-Ming Chen, Juin-Jie Chang, Kuei-Wu Huang
Estimating the term…
A method for forming a semiconductor device having air regions, the method comprises providing a base, forming a pattern of metal leads, depositing a layer of oxide over the metal leads, forming a layer of nitride over said layer of oxide, opening and etching a trench down to the base layer of material, and depositing and planarizing a dielectric layer. An alternate approach teaches the deposition of a layer of SOG over the layer of oxide that has been deposited over the metal leads, planarizing this layer of SOG down to the top of the metal leads, depositing a layer of PECVD oxide, patterning and etching this layer of PECVD oxide thereby creating openings that are in between the metal leads. The SOG that is between the metal leads can be removed thereby creating air gaps as the Intra-level dielectric for the metal leads.
A structure over a semiconductor wafer comprising:
Dependencies are inferred from the claim text.