System and method for adjusting a sampling time in a logic analyzer
AssigneeAgilent Technologies, Inc.
InventorsRichard A. Nygaard, Edward G. Pumphrey, Keith C. Griggs
Life of this patent
Estimating the term…
Loading patent…
AssigneeAgilent Technologies, Inc.
InventorsRichard A. Nygaard, Edward G. Pumphrey, Keith C. Griggs
Estimating the term…
A system and method are provided for detecting a stable region in a data signal to facilitate the alignment between a data signal and a corresponding clock signal. The system includes a processor coupled to a local interface and a memory coupled to the local interface. The system also includes a boundary detection circuit configured to perform a simultaneous sampling of a reference signal and a delayed reference signal to ascertain a degree of stability of a position in the reference signal. The reference signal is the signal received from the target system and the delayed reference signal is a delayed copy of the reference signal. The system also includes boundary detection logic stored on the memory and executed by the processor to control the operation of the boundary detection circuit. The boundary detection logic includes logic to detect a boundary of the stable region of the reference.
A system for detecting a stable region in a data signal, comprising:
A system for detecting a stable region in a data signal, comprising:
A method for detecting a stable region in a data signal, comprising the steps of:
A system for detecting a stable region in a data signal, comprising:
A system for detecting a stable region in a data signal, comprising:
A method for detecting a stable region in a data signal, comprising the steps of:
Dependencies are inferred from the claim text.