Method and apparatus for invalidating memory array write operations
AssigneeSun Microsystems, Inc.
InventorSpencer Gold
Life of this patent
Estimating the term…
Abstract
An electronic device that invalidates a memory write operation before a memory address predecode occurs. The electronic device uses several dynamic latches to assert complementary clock like memory address data to drive the associated predecode circuitry. A stack of serially connected transistors is coupled to the input node of each dynamic latch to provide input node state control. By managing the operation of each stack of serially connected transistors, the dynamic latches may be prevented from asserting their complementary clock like memory address data to the associated predecode circuitry in order to invalidate a memory write operation.
Claims21
An addressable storage device for storing data comprising:
- a predecode circuit having an input to receive a control signal, the predecode circuit capable of invalidating a memory operation in response to the control signal before a memory row predecode operation occurs;
- and
- a memory row decoder driven by the predecode circuit, the memory row decoder generating a memory row address if the predecode circuit performs the memory row predecode operation.
In a storage device having addressable rows, a method of invalidating a write operation before a predecode operation occurs, the method, comprising the steps of:
- receiving memory address data at one or more dynamic input nodes of a predecode circuit for a write operation;
- and
- deasserting a valid signal at the one or more dynamic input nodes of the predecode circuit, to prevent the received data from being asserted beyond the input nodes of the predecode circuit.
An apparatus that invalidates a write operation before a predecode operation occurs, comprising:
- a predecode circuit having one or more switches in circuit with a control signal to control assertion and deassertion of a plurality of predecode input nodes of the predecode circuit.
Dependencies are inferred from the claim text.