Non-volatile semiconductor memory device and semiconductor disk device
AssigneesHitachi, Ltd., Hitachi Device Engineering Co., Ltd.
InventorsNaoki Kobayashi, Shunichi Saeki, Hideaki Kurata
Life of this patent
Estimating the term…
Abstract
A non-volatile semiconductor memory device is capable of having its individual banks controlled separately from the outside, and a semiconductor disk device is capable of proceeding immediately to the next writing to a bank of non-volatile semiconductor memory device which has become ready. Each bank has the independent write operation of data from its data register to memory cells, enabling the transfer of data from the outside to the data register of the bank even during the write operation of other bank from the data register to memory cells thereof.
Claims9
A non-volatile semiconductor memory device comprising a plurality of banks each including a plurality of word lines, a plurality of bit lines which are arranged to intersect the word lines, a memory cell array made up of non-volatile memory cells located at the intersections of the word lines and bit lines, and a data register which temporarily holds data to be written which enters from the outside, each of said banks operating to select a word line in accordance with an input command and the combination of input address signals and write data which is held in the data register to all or part of memory cells connected to the selected word line, wherein each of said banks has an independent write operation of data from the data register to memory cells, enabling the transfer of data from the outside to the data register of said bank even during the write operation of another bank from the data register to memory cells thereof;
- and further comprising a bank selection register which can hold more states than the number of said banks, thereby producing a signal for pointing one of said banks depending on the state, said bank selection register having its state established by an input signal from the outside.
A non-volatile semiconductor memory device comprising a plurality of banks each including a plurality of word lines, a plurality of bit lines which are arranged to intersect the word lines, a memory cell array made up of non-volatile memory cells located at the intersections of the word lines and bit lines, and a data register which temporarily holds data to be written which enters from the outside, each of said banks operating to select a word line in accordance with an input command and the combination of input address signals and write data which is held in the data register to all or part of memory cells connected to the selected word line, wherein each of said banks has an independent write operation of data from the data register to memory cells, enabling the transfer of data from the outside to the data register of said bank even during the write operation of another bank from the data register to memory cells thereof;
- and further comprising a plurality of input terminals of bank enable signals, thereby producing a signal for pointing one of said banks in accordance with the combination of the bank enable signals.
A non-volatile semiconductor memory device comprising a plurality of banks each including a plurality of word lines, a plurality of bit lines which are arranged to intersect the word lines, a memory cell array made up of non-volatile memory cells located at the intersections of the word lines and bit lines, and a data register which temporarily holds data to be written which enters from the outside, each of said banks operating to selecgt a word line in accordance with an input command and the combination of input address signals and write data which is held in the data register to all or part of memory cells connected to the selected word line, wherein each of said banks has an independent write operation of data from the data register to memory cells, enabling the transfer of data from the outside to the data register of said bank even during the write operation of another bank from the data register to memory cells thereof, and wherein said data transfer from the outside to a bank takes place for the data register which belongs to a selected bank.
A non-volatile semiconductor memory device comprising a plurality of banks each including a plurality of word lines, a plurality of bit lines which are arranged to intersect the word lines, a memory cell array made up of non-volatile memory cells located at the intersections of the word lines and bit lines, and a data register which temporarily holds data to be written which enters from the outside, each of said banks operating to select a word one in accordance with an input command and the combination of input address signals and write data which is held in the data register to all or part of memory cells connected to the selected word line, wherein each of said banks has an independent write operation of data from the data register to memory cells, enabling the transfer of data from the outside to the data register of said bank even during the write operation of another bank from the data register to memory cells thereof, and wherein said device releases the state of a selected bank in response to a status checking command from the outside.
A non-volatile semiconductor memory device comprising a plurality of banks each including a plurality of word lines, a plurality of bit lines which are arranged to intersect the word lines, a memory cell array made up of non-volatile memory cells located at the intersections of the word lines and bit lines, and a data register which temporarily holds data to be written which enters from the outside, each of said banks operating to select a word line in accordance with an input command and the combination of input address signals and write date which is held in the data register to all or part of memory cells connected to the selected word line, wherein each of said banks has an independent write operation of data from the data register to memory cells, enabling the transfer of data from the outside to the data register of said bank even during the write operation of another bank from the data register to memory cells thereof, and wherein a read, write, erase or status check commands from the outside act only on a selected bank.
Dependencies are inferred from the claim text.