Variable length decoder
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorYoshikazu Kobayashi
Life of this patent
Estimating the term…
Abstract
The present invention provides a variable length decoder which can reduce the processing time. The variable length decoder of the present invention comprises plural decoding table address generation circuits, and a selector for selecting one of plural address candidates generated from these circuits. During decoding of one variable length code, the variable length decoder obtains address candidates for the next variable length code, and then selects one of the address candidates for the next variable length code on the basis of an obtained code length of the variable length code, to output the same to the decoding table RAM.
Claims8
A decoder for decoding successive first and second variable length codes, with referring to a table which contains a relationship between variable length codes and decoded values comprising:
- a code location unit for cutting out plural bit strings from plural different relative positions with respect to a reference position;
- plural address candidate generation units each generating an address candidate to refer to the table for each of the plural cutout bit strings;
- a table reference unit for referring to the table to get decoded values on the basis of the generated address candidates;
- and
- a control unit for operating the table reference unit for the first variable length code, while simultaneously operating the address candidate generation units for the second variable length code.
A decoding method for decoding successive first and second variable length codes, with referring to a table which contains a relationship between variable length codes and decoded values comprising a step of:
- simultaneously carrying out a process for referring to the table to get a decoded value for the first variable length code, and a process for generating plural table address candidates to refer to the table for the second variable length code, in parallel.
Dependencies are inferred from the claim text.