Semiconductor integrated circuit
AssigneeHitachi, Ltd.
InventorsYasuhiko Sasaki, Kazuo Yano, Shunzo Yamashita, Koichi Seki
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsYasuhiko Sasaki, Kazuo Yano, Shunzo Yamashita, Koichi Seki
Estimating the term…
For the relation between the first and second pass-transistor circuits (PT1, PT2), the output signal of the preceding-stage is supplied to the gate of the succeeding-stage, and for the relation between the second and third pass-transistor circuits (PT2, PT3), the output signal of the preceding-stage is supplied to the source-drain path of the succeeding-stage. The first pass-transistor circuit (PT1) receives on its first input node (In1) and second input node (In2) the first input signal and the second input signal that are logically independent from each other. This logic circuit requires a smaller number of transistors and is capable of reducing the power consumption and delay and accomplishing an intricate logic function.
A semiconductor integrated circuit comprising:
A semiconductor integrated circuit comprising:
Dependencies are inferred from the claim text.