Analog-to-digital converter having voltage to-time converter and time digitizer, and method for using same
AssigneeAgere Systems Guardian Corp.
InventorsSusan M. Dacy, Marc J. Loinaz
Life of this patent
Estimating the term…
Abstract
A single slope A/D converter utilizes a sub-nanosecond time digitizer to achieve increased conversion rates independent of a high frequency clock, and so is capable of being implemented in diverse applications. High conversion rates ranging from about 3 MHz to about 12 MHz and higher may be implemented on integrated circuits without using a high frequency clock.
Claims18
An analog-to-digital (A/D) converter, comprising:
- a voltage-to-time converter, responsive to an analog input voltage, for generating a time interval related in length to the input voltage;
- a time digitizer circuit for counting the time interval relative to a predetermined time delay of the time digitizer circuit to generate a digital output signal corresponding to the analog input voltage;
- and
- wherein the time digitizer circuit counts the time interval using an adjustable divider, wherein a division ratio of the time digitizer circuit can be reprogrammed.
An analog-to-digital (A/D) converter, comprising:
- a voltage-to-time converter, responsive to an analog input voltage, for generating a time interval related in length to the input voltage, the voltage-to-time converter including:
- a ramp generator for generating a ramp voltage which varies with a pre-set slope from a start voltage to an end voltage during a ramping cycle;
- and
- a comparator, responsive to the ramp voltage and the input voltage, for generating the interval when the ramp voltage attains the input voltage;
- a time digitizer circuit for counting the time interval relative to a predetermined time delay of the time digitizer circuit to generate a digital output signal corresponding to the analog input voltage;
- and
- a calibration circuit for generating a calibration signal during A/D conversion operation;
- wherein the ramp generator is responsive to the calibration signal for adjusting the shape of the ramp waveform.
An analog-to-digital (A/D) converter, comprising:
- a voltage-to-time converter, responsive to an analog input voltage, for generating a time interval related in length to the input voltage;
- a time digitizer circuit for counting the time interval relative to a predetermined time delay of the time digitizer circuit to generate a digital output signal corresponding to the analog input voltage;
- a plurality of sets of latches, each set of latches corresponding to a sub-range of input voltages and being responsive to the time interval, for latching the predetermined time units to generate a portion of the digital output signal therefrom;
- and
- wherein the voltage-to-time converter includes:
- a plurality of ramp generators for generating respective ramp voltages which vary with a pre-set slope from a start voltage to an end voltage during a ramping cycle;
- and
- a plurality of sets of comparators, each set corresponding to a sub-range of input voltages and being responsive to the ramp voltage and the input voltage, for generating the time interval when the raw voltage attains the input voltage, with each time interval applied to the respective latches in the set of latches corresponding to the sub-range.
An analog-to-digital (A/D) converter comprising:
- a voltage-to-time converter having:
- a ramp generator for generating a ramp voltage with a single pre-set slope with the ramp voltage varying from a start voltage to an end voltage during a ramping cycle;
- and
- a comparator, responsive to the ramp voltage and the input voltage, for generating a time interval proportional in length to an input voltage when the ramp voltage attains the input voltage;
- a time digitizer circuit for counting the time interval and having a phase-locked loop, the phase-locked loop including a ring oscillator, for generating a delay control signal, the ring oscillator, responsive to the delay control signal, for generating predetermined time units which are fed back to the phase-locked loop;
- a latch, responsive to the time interval, for counting the least significant bits (LSBs) of the time unit;
- a coarse counter, responsive to the time interval, for counting the most significant bits (MSBs) of the time units;
- and
- a decoder for combining the counts from the latch and the coarse counter to generate digital output signal corresponding to the analog input voltage, the decoder including a calibration circuit for generating a calibration signal during the A/D conversion operation, with the decoder generating the digital output signal outside of the calibration cycle;
- and
- wherein the ramp generator is responsive to the calibration signal for adjusting the pre-set single slope.
An analog-to-digital (A/D) converter comprising:
- a voltage-to-time converter having:
- a plurality of ramp generators for generating respective ramp voltages which vary with a pre-set slope from a start voltage to an end voltage during a ramping cycle;
- and
- a plurality of sets of comparators, each set corresponding to a sub-range of input voltages and being responsive to the ramp voltage and the input voltage, for generating the time interval when the ramp voltage attains the input voltage;
- a time digitizer circuit for counting the time interval and having a phase-locked loop, the phase-locked loop including a ring oscillator, for generating a delay control signal, the ring oscillator, responsive to the delay control signal, for generating predetermined time units which are fed back to the phase-locked loop;
- a latch, responsive to the time interval, for counting the least significant bits (LSBs) of the time unit;
- a coarse counter, responsive to the time interval, for counting the most significant bits (MSB) of the time units;
- and
- a decoder for combining the counts from the latch and the coarse counter to generate digital output signal corresponding to the analog input voltage;
- and
- a plurality of sets of latches, each set of latches corresponding to a sub-range of input voltages and being responsive to the time interval, for latching the predetermined time units to generate a portion of the digital output signal therefrom;
- wherein each time interval generated by the comparators is applied to the respective latches in the set of latches corresponding to the sub-range.
A method for performing analog-to-digital (A/D) conversion of an analog input voltage, the method comprising the steps of:
- generating a time interval proportional in length to the input voltage;
- counting the time interval relative to a predetermined time delay of a time digitizer circuit to generate a digital output signal corresponding to the analog input voltage;
- generating a ramp voltage which varies with a pre-set slope from a start voltage to an end voltage during a ramping cycle;
- generating, responsive to the ramp voltage and the input voltage, the time interval when the ramp voltage attains the input voltage;
- generating a calibration signal during A/D conversion operation;
- and
- adjusting the pre-set slope in response to the calibration signal.
Dependencies are inferred from the claim text.