Back to results
US 6,336,157 B1Granted
Deterministic error notification and event reordering mechanism provide a host processor to access complete state information of an interface controller for efficient error recovery
Life of this patent
Estimating the term…
Abstract
An interface controller used within communications network ports that can be deterministically shut down by a host processor within a communication node that includes the communications network port and that can shut itself down in an ordered and deterministic manner in response to detection of certain error conditions. The interface controller purges any commands and information stored within internal caches, carries forward any currently executed operations to reasonable halting points, and finally provides complete control of data structures shared by the interface controller and the host processor to the host processor.
Claims0
Claims aren’t available for this document.